

Data Transfer 3B Data Buffers Data Sink 5 User Space Lib. 9A Kernal Module 9B Connection Context Validation Unit Verb Interface Z Verb Library 8 FIG. 1A Prior Art Other Component(s) **Access Control** Reassembly OutLogic Buffers <u>6</u> InLogic RNIC 4 Data Transfer 3A Data Source 2 Data Buffers





Legend:

DDP payload

DDP header

Marker

FIG. 1D Prior Art

0	1	2		3
0123456	678901234	5678901	23456	78901
		TL Rsvd	DV Rs	vdULP
STag				
ТО				
	4			

FIG. 1E Prior Art

0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1


TL Rsvd DV RsvdULP[0:7]

RsvdULP[8:39]

QN

MSN

MO








FIG. 2B






FIG. 2C



8/17

FIG. 3






FIG. 4B





FIG. 5



11/17

FIG. 6




FIG. 7






FIG. 8





15/17 **FIG.** 10





FIG. 11






FIG. 13

